

STUDENT ID NO												

## **MULTIMEDIA UNIVERSITY**

## FINAL EXAMINATION

TRIMESTER 1, 2018/2019

# ECP2036 – MICROPROCESSOR SYSTEMS AND INTERFACING (ME)

25 OCTOBER 2018 9:00 AM – 11:00 AM (2 Hours)

#### INSTRUCTIONS TO STUDENT

- 1. This Question paper consists of 7 pages with 5 questions only.
- 2. Attempt **ALL** questions. All questions carry equal marks and the distribution of the marks for each question is given.
- 3. Please write all your answers in the Answer Booklet provided.
- 4. Opcode map and Special Function Register formats are provided in Appendices.

#### Question 1

- a) What is microcontroller? Name any FOUR major internal modules which are available in a microcontroller.
   [3 marks]
- b) Draw the basic connection for a typical 40 pins 8051 microcontroller circuit (with no external memory access). Pin numbers and labels must be clearly indicated in the drawing. [10 marks]
- c) What is the effect of system reset on 8051 microcontroller? Explain how the system reset can be performed. [4 marks]
- d) Determine the size of address bus and data bus required for the 8051 microcontroller to access an external code memory module with the capacity of 32K\*8 bits.

[3 marks]

#### **Question 2**

a) Analyze the schematic diagram in Figure Q2 and answer the following questions.




Figure 02

- (i) What is the value should be written to Port1 in order to turn on only LED3 and LED6? [2 marks]
- (ii) Write an 8051 assembly program to perform a continuous running LEDs from LED0 to LED7 on Port1 (turn on only one LED at a time for the duration of 1 second). [10 marks]

b) Given the following instruction sequence:

Line		Instructio	ons	
01		ORG	0000H	
02	MAIN:	MOV	A, #13H	
03		ADD	A, #25H	
04		DA	Α	
05		ADD	A, #37H	
06		DA	Α	
07		END		

- (i) Convert the instruction sequence into hexadecimal machine language. [4 marks]
- (ii) Explain what does the instruction "DA A" as in line 4 and line 6 do? Determine the content of the accumulator after executing line 4 and line 6 respectively.

  [4 marks]

#### **Question 3**

- (a) Write an 8051 assembly program to generate 500 Hz square wave from port P1.0 using Timer 0. The generated signal should have a duty cycle of 20%. Find also the adjustments for timer-reload values to obtain high accuracy signal. Assume 12MHz operating frequency. [15 marks]
- (b) Determine the names and the values of the special function registers involved for configuring an 8051 serial port to 8-bit UART at 9600 baud rate. Assume 11.0592 MHz operating frequency. [5 marks]

#### Question 4

- (a) List the steps followed by an 8051 microcontroller once it has accepted an interrupt.

  [6 marks]
- (b) Write 8051 instruction(s) to enable the serial interrupt, timer 1 interrupt and external hardware interrupt 0. [4 marks]
- (c) P3.3 is connected to an active low push button switch. Every time P3.3 is active low (being pushed), the value in register R1 is incremented by 1. Write an assembly language program using appropriate interrupt to achieve this. [10 marks]

#### Question 5

A numerical keypad with the following arrangement is to be interfaced to an 8051 microcontroller:

<b>'</b> 7'	'8'	'9'
<b>'</b> 4'	<b>'</b> 5'	<b>'</b> 6'
<b>'1'</b>	'2'	<b>'</b> 3'
·* ?	'0'	'#'

(a) Draw a diagram showing the interface using P1 for columns and P2 for rows.

[5 marks]

- (b) Write a subroutine to continuously scan the keypad and return the position of the row and column of the key pressed into R1 and R2 respectively. [10 marks]
- (c) Given the row information is stored in R1, while the column information is stored in R2. Write a subroutine to store the character ('\*', '#', '0', '1'...) displayed on the key pressed into the accumulator. [5 marks]

### Appendix A: Opcode Map

				_										_											,																	
G		IIS. AC	@DFTR.A	2B, 2C	ACALL	1B. 2C	MOVX	GRO, A	1B, 2C	MOVX	GRI. A	ra, ac	7	2B. IC	MOV	dir. A	1B, IC	A OM	WKII. A	MOV	@RI.A	18, 10	MOV	ROA	1B, IC	MOV	1B. IC	MOV	R2,A	113, 10	MCV MCV	18. IC	MOV	R4.A	1B, IC	MOV	K5,A	Je, IC	R6.A	1B, 1C	MOV	4.5
Ĺī	ن د	MOVX	A.@DPTR	38, 20	AJMP	13, 20	MOVX	A. GRO	1B, 2C	MOVX	A, @R1	<u>ه</u> 5 ي	(F)	2B, IC	MOV	A, dir	18, IC	MO.	7, GK0	MOV	A. GRI		MOV			MICV F	18, 10	MOV	A. R.2	IB, IC	AOM Fa	1					A, 10	MOV	A. R6	13, IC	MOV	3410.
c	٦ %	POP	ij	28. 3C	ACALL	2B, IC	SETB	ħit	2B, IC	SELI	- 1	٠.	***	38, 20	DINZ	dir, rel	IB, IC	ACILI)	A, e-Nil	XCHD	A, @R1	2B, 2C	DJNZ	- 1		13,172 R1 ml			R2, ref	28, 20	15,116 B3 ed			-1			m,Cx Jr Hr	DINZ	R6. rel	2B, 2C	DJNZ	
C	2 20	PUSH		2B, 2C		2B, IC	CLR	Bít	218, 10	CLR	J. 10	SWAP	   e	2B. IC	XCH	A, dir	IB, IC	A GPO	1B. IC	XCH	A. @R1	1B, IC	хсн	ı		ACE	1						ХСН	- 1		XCII				I	XCH A.R.	
a	1 2 B	ANL	C, Mit	38, 2C	1 (S)	2B, 1C	CPL	bie	28. IC	<u>.</u>	18 2C	CINE	A, #data. rel	38, 20	CINE	A, dir. rel	JB. 2C	©RG#datarel	38, 20	CJNE	ERI,#data,rct	3B, 2C	CINE	R0,#dan.rel	38. 2C	R1.#data.rel	3B, 2C	CINE	R2.#data.rei	38.3C	R3.#data.rel	3B, 2C	CINE	R4.#data.ret			38.2C		R6,#data,rel	1	CJNE R7#dala,rel	
A	28 25	ORL	C. Asit	28, 2C A TME	(FS)	2B, IC	MOV	C. Bit			1	MUL	AB			20 ac				MOV			MOV	RO, dir		RI. dir			П		R3. dir	2B. 2C		П			Т	MOV	R6. dir	28.2C	NIOV R7, dir	7
6		MOV	- 1					pit.C	18,20		2B. IC	SUBB	A, ffdata	3B, IC	SUBB	A, dir	SUBB	A, @R0	1B, IC	SUBB	A. @R.1					A, RI	1	SUBB	A, R2					A, R4			Т				A, R7	-
∞	2B. 2C	SIMP	ī	28.2C A IMIP		1		C, 15	18.4C	)404E	IB, IC	DIV	AB	3B, 2C	MOV.	dir. dir	MOV	dir, @R0	2B, 2C	MOV	dir, @R\$			dir, RO	2		1	MOV								8, iè	Т		g		dir. R7	
7	2B, 2C	JNZ	rel	ACALI.	(F3)	2B.2C	ORL	C, bit	18,24 INTB	GATORIE	2B, IC		A, fidata		MOV.	28 1C	MOV	GRO, #data	2B, 1C	MOV	€R1, #dala	2B, IC	MOV	KU, #data	MOV	R.I. #data	28. IC	MOV	73, #data	MOV	R3. #J.na	2B, IC	MOV	K4, #dala	MOV	R5,#data	2B, 1C	MOV	R6. #data	E IC	R7, #data	
9	2B, 2C	Zľ	E	A.IMP				alir, A	X P.	dir #dus	2B. 1C	XRL	A. ≄data		XKL V	18 IC		A, @R0	1B, IC	XRL	A. @R1	18.1C	XKL	AJKU	XRL	A,R1	18,10	XRL	A,K2	XRL	A.R3	1B, 1C	XRL	A,164	XRI.	A.R5	1B. IC	XRL	A,R6	NR.	A,R7	
2	2B. 2C	INC	la at	ACALL	(P2)	2B, IC	ANE	dir, A	Ž	dir. #dala	2B. 1C	ANL	Α, #ઇગ્રા	28. IC	ANL A	1			ı	VINT.	A, @RJ		ANL			A.R.1			1		8			- 1		A,RS			A.R6	ANI	A.R7	
4	2B. 2C	2	1	MP	5		ORL	3R 2C	I N		2B, FC		A, ffdata		OK.	1B, IC		A. @R0			A. @RI			M.RO 1B. 3C		-		OKE.	ı	ORL	A,R3	1B, 1C	OKL , ii.		ORL				A.R6	ORL	A.R.7	
3	3B, 2C	ñ.	bit,rel	ACALL	(P1)	1B, 2C	KET	1111	RIC	<	2B, 1C	ADDC	A. #data	28, IC	A dir	1B. 1C	ADDC	A. @RO	18, IC	VDDC	A. GR1	10, 1C	ADDC ***	1B, 1C	ADDC	A,RI	18, 10	ADDC	1B. 1C	ADDC	A.R3	18, IC	ADDC	1B, 1C	ADDC	A.R5	18, (C	ADDC	A.R0	ADDC	Α,R7	
2	3B, 2C	<b>E</b>	Dr. 47c		- 1			18.10	RI	~	2B. IC	ADD	A, Adata	25, IC	di A	1B, 1C	QQV	A, @RU	18. JC	VDD	A, @KI	A DD	OGV SBA		ē	E .		AUD 4 P3		_	A,R3	III. IC	AUU A P.	1B, 1C					A,K6 IB. IC		A,R7	
	3B, 2C	) 18C	on.rei	ACALL	(P0)	38.20	LCALL	113, 10	RRC	<	113, 1C	DEC	V 90	DEC	į	1B, IC	DEC	@R0	1B. IC		IN IC	DEF	2 2	18,10	DEC	R.J	18.10 20.00	ک <u>ہ</u>	113, 10	DEC	R.)	IB, IC			DEC	52		DEC	18, IC	DEC	R7	
0	1B. 1C	NOP	J. 11c	_	- 1	_	LANG	11B, 1C	RR	*	1B, 1C	INC	V 2	CNI	į	116, 10	INC	@RO	1B, IC	S C	IR IC	S	) SE	18, 10	INC	R1	INC.	ES C	1B, IC	INC	R3	18, IC	ייי	IB. IC	INC	RS		INC E	113, IC	INC	R7	
HByte LByte		0		-	ı	c	.73		۲.	>		寸					9		1			0	0		6		<	€	-	В		C	د		_	,	ı	Ξì		(T.	•	

## Appendix B: Special Function Register Format

TMOD: [Bit	t 0 (LSB) to Bit 3 is for Timer 0 and Bit 4 to Bit 7 (MSB) is for Timer 1											
GATE	C//T M1 MO GATE C//T MO MI											
GATE:	Timer only runs while /INT1 is set.											
Cl IT:	'1' for event counter, '0' for interval timer											
M1, MO:	Mode bit select											
	"00" Mode 0 –13-bit timer mode											
	"01" Mode 1 – 16-bit timer mode											
	"10" Mode 2 – 8-bit auto-reload mode											
	"11" Mode 3 – Split timer mode											
TCON:												
TF1 TR1	TFO TRO IE1 IT1 IE0 IT0											
maa\ 7	TPT 1 TP 1 1 Class Class Cat has been decreased any available											
TCON.7	TF1 Timer 1 overflow flag. Set by hardware on overflow.  Clear by hardware when processor vectors to interrupt routine.											
TOOM 6												
TCON.6												
TCON.5	TFO Timer 0 overflow flag. Set by hardware on overflow.  Clear by hardware when processor vectors to interrupt routine.											
TCON.4	TRO Timer 0 run control bit. Set/cleared by software to start/stop timer.											
TCON.4	IE1 Interrupt 1 Edge flag. Set by hardware when interrupt 1 falling											
ICON.5	edge is detected. Cleared when interrupt is processed.											
TCON.2	IT1 Interrupt 1 Type control bit. Set / cleared by software to specify											
TCON.2	falling edge / low level triggered external interrupts.											
TCON. 1	IEO Interrupt 0 Edge flag. Set by hardware when interrupt 1 falling											
10014. 1	edge is detected. Cleared when interrupt is processed.											
TCON.0	ITO Interrupt 0 Type control bit. Set / cleared by software to specify											
	falling edge / low level triggered external interrupts.											
SCON:												
SMO	SM1 SM2 REN TB8 RB8 TI RI											
SMO SMI												
0 0	= Shift register mode											
0 1	= 8-bit UART mode											
1 0	= 9-bit UART mode (Fixed Baud Rate)											
1 1	= 9-bit UART mode (Variable Baud Rate)											
SM2 = '1'	= Enable multiprocessor communication											
REN	= Receiver Enable											
TB8	= Transmit Bit											
TI	= Transmit Interrupt											
RI	= Receive Interrupt											

Continued...

6/7 LCS/YYS

IE:											
EA		ET2	ES	ET1	EX1	ET0	EXO				
Bit Positi	on Symbol	Bit Addr	ess Des	cription							
IE.7	EA	AFH	Glo	bal enable/di	isable.						
			EA	='1', each in	dividual	source i	s enable/disable				
			Bys	seetting/clear	ing its e	nable bit.					
			EA	= 'O', disabl	e all inte	errupts.					
IE.6	-	AEH	Unc	lefined							
IE.5	~	ADH		implemented			r 8052.				
IE.4	ES	ACH		al port interr							
IE.3	ETI	ABH		er1 interrupt							
IE.2	EXI	AAH		ernal interrup							
[E. 1	ET0	A9H		er0 interrupt							
IE.0	EXO	A8H	Exte	ernal interrup	t enable	bit.					
ID.											
IP:		PT2	PS	PT1	PX1	570	540				
!	<u> </u>			LII I	PAI	PTO	PXO				
IP.7	_	-	Und	efined.							
IP.6		_		efined.							
IP.5	•	BDH		implemented	l in 8051	. PT2 for	· 8052				
IP.4	PS	BCH		l port interru							
IP.3	PT1	BBH		rl interrupt							
IP.2	PX1	BAH		rnal interrupt							
IP.1	PTO	B9H		r-0 interrupt							
IP.0	PX0	B8H		rnal interrupt	•						
Selected Ir	nterrupt Ve	etore									
Interrupt so		Flag	Vant	or Address							
System Re		RST									
External 0	201	IEO									
Timer 2 (8)	052)			2 002BH							
. mor = (0)	uum)	iii CC II.	AI'Z 002D	II							
PSW:											

1011.						
ÇY	AC	FO	RS1	RSO	OV	 Р

CY: Carry Flag

RS I, RSO: Register Bank Select

OV: Overflow Flag

P: Parity

AC: Auxiliary Carry Flag

. End of Paper

LCS/YYS